Part Number Hot Search : 
FZT560 NJU6322 MZ55B47 GBP31 4DCPR SK260 470M1 ADT7468
Product Description
Full Text Search
 

To Download EDI8L21664V Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  EDI8L21664V 2x64kx16 sram 1 EDI8L21664V rev. 0 1/98 eco #9704 features dsp memory solution ? texas instruments tms320c54x 3.3v operating supply voltage access times of 10, 12 and 15ns single write control and output enable lines one chip enable line per memory bank 50% space savings vs. monolithic tsops upgrade path available in same footprint multiple vcc and vss pins reduced inductance and capacitance 74 pin bga, jedec mo-151 the EDI8L21664Vxxbc is a 3.3v, 2x64kx16 sram constructed with two 64kx16 die mounted on a multi- layer laminate substrate. the device is packaged in a 74 lead, 15mm by 15mm, bga. operating with a 3.3v power supply and with access times as fast as 10ns, the device allows the user to develop a fast external memory for texas instuments' tms320c54x dsp. the device consists of two separate banks of 64kx16 of memory. each bank has a separate chip enable pin and higher order address select pin. bank 'a' is controlled using ce1\ and a15a. bank 'b' is controlled using ce2\ and a15b. the two banks have common i/os (dq0-15) and control lines (we\ and g\). tms320c54x external sram memory solution pin configurations vss vcc vcc dq15 dq14 vcc dq13 dq11 dq9 dq8 n/c vss vcc vcc vss vss vcc dq12 dq10 dq4 vcc vcc vss vss vcc vss vcc vss vss vss vcc vss vss vss vcc a15a ce1\ dq3 dq7 n/c we\ dq5 dq0 vss ce2\ dq6 dq1 vss a14 vcc dq2 n\c vss a12 vcc a10 a8 vss a6 a4 a2 a0 g\ a15b a13 vcc a11 a9 vss a7 vss a5 a3 a1 1 234567891011 1 234567891011 a b c d e f g h j k l a b c d e f g h j k l electronic designs incorporated ? one research drive ? westborough, ma 01581 usa ? 508-366-5151 ? fax 508-836-4850 ? http://www.electronic-designs.com
2 EDI8L21664V rev. 0 1/98 eco #9704 EDI8L21664V 2x64kx16 sram pin descriptions pin symbol type description a0-a14 input addresses a15a input addresses: a15 on bank 'a' of memory a15b input addresses: a15 on bank 'b' of memory we\ input write enable: this active low input allows a full 16-bit write to occur. ce1\ input chip enable: this active low input is used to enable the 'a' bank of the device. ce2\ input chip enable: this active low input is used to enable the 'b' bank of the device. g\ input output enable: this active low asynchronous input enables the data output drivers. various dq0-15 input/output data inputs/outputs various vcc supply core power supply: +3.3v -5%/+10% various vss ground ground dq0-dq15 a0-a14 g\ we\ ce1\ a15 a ce2\ a15 b 64k x 16 sram 64k x 16 sram block diagram
EDI8L21664V 2x64kx16 sram 3 EDI8L21664V rev. 0 1/98 eco #9704 absolute maximum ratings* parameter sym conditions min max units power supply icc1 device selected; all inputs vil or 3 vih; -10ns 380 ma current: operating cycle time 3 tkc min; -12ns 360 vcc=max; outputs open -15ns 260 cmos standby isb2 device deselected; vcc=max; all inputs vss +0.2 60 ma or 3 vcc -0.2; all inputs static; clk frequency = 0 ttl standby isb3 device deselected; all inputs vil or 3 vih; 120 ma all inputs static; vcc=max; clk frequency = 0 input leakage current ili 0v vin vcc -5 5 a output leakage current ilo output(s) disabled, 0v vout vcc --5 5 a output high voltage voh ioh = -4.0ma 2.4 v output low voltage vol iol = 8.0ma 0.4 v (f=1.0mhz, vin=vcc or vss) parameter sym max unit address lines ca 8 pf data lines cd/q 17 pf control lines cc 15 pf *stress greater than those listed under "absolute maximum ratings" may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect reliability. voltage on vcc supply relative to vss -0.5v to 4.6v v in -0.5v to vcc+0.5v storage temperature -55c to +125c junction temperature +125c power dissipation 3 watts short circuit output current (per i/o) 50 ma ac test conditions input pulse levels vss to 3.0v input rise and fall times (max) 1.5ns input and output timing levels 1.5v output load see figure 1 recommended dc operating conditions description sym min max units input high voltage vih 2.2 vcc+0.5 v input low voltage vil -0.3 0.8 v supply voltage vcc 3.0 3.6 v capacitance figure 1 dc electrical characteristics (f=1.0mhz, vin=vcc or vss)
4 EDI8L21664V rev. 0 1/98 eco #9704 EDI8L21664V 2x64kx16 sram tavav tavqv tavqx data 2 a q address 1 address 2 data 1 read cycle 2 - w high read cycle 1 - w high, g, e low tghqz telqv telqx e g q tehqz a tglqv tglqx tavqv ac characteristics read cycle symbol 10ns 12ns 15ns read cycle min max min max min max units read cycle time tavav 10 12 15 ns address access time tavqv 10 12 15 ns chip enable access telqv 10 12 15 ns output hold from address change tavqx 3 4 4 ns chip enable to output in low-z telqx 3 4 4 ns chip disable to output in high-z tehqz 5 6 7 ns output enable access time tglqv 5 6 7 ns output enable to output in low-z tglqx 0 0 0 ns output disable to output in high-z tghqz 5 6 7 ns write cycle write cycle time tavav 10 12 15 ns chip enable to end of write telwh 8 8 9 ns address valid to end of write, with g\ high tavghwh 8 8 9 ns address setup time tavwh 0 0 0 ns address hold from end of write tavwh 0 0 0 ns write pulse width twlwh 10 10 11 ns write pulse width, with g\ high twlghwh 8 8 9 ns data setup time tdvwh 6 6 7 ns data hold time twhdx 0 0 0 ns write disable to output in low-z twhqx 3 4 5 ns write enable to output in high-z twlqz 5 6 7 ns
EDI8L21664V 2x64kx16 sram 5 EDI8L21664V rev. 0 1/98 eco #9704 write cycle 2 - e controlled write cycle 1 - w controlled a w e d q tavav tavel tehax tdveh tehdx teleh taveh data valid high z twleh a e w d q tavav telwh tavwh twlwh tavwl tdvwh twhdx twhqx high z twlqz data valid twhax
6 EDI8L21664V rev. 0 1/98 eco #9704 EDI8L21664V 2x64kx16 sram package description ordering information part number speed package (ns) no. EDI8L21664V10bc 10 EDI8L21664V12bc 12 EDI8L21664V15bc 15 74 pin bga jedec mo-151 commercial temperature range (0c to +70c) industrial temperature range (-40c to +85c) part number s peed package (ns) no. EDI8L21664V15bi 15 3.0 max. 15.0 max. 1.27 0.50/.070 15.0 max. electronic designs incorporated ? one research drive ? westborough, ma 01581usa ? 508-366-5151 ? fax 508-836-4850 ? http://www.electronic-designs.com electronic designs inc. reserves the right to change specifications without notice. cage no. 66301


▲Up To Search▲   

 
Price & Availability of EDI8L21664V

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X